XC9572XL-10VQG64C
Availability
Design risk
Price trend
Lead time
CPLD XC9500XL Family 1.6K Gates 72 Macro Cells 100MHz 0.35um (CMOS) Technology 3.3V 64-Pin VTQFP
| JTAG BST | YES |
| Technology | CMOS |
| Width (mm) | 10 |
| Length (mm) | 10 |
| JESD-30 Code | S-PQFP-G64 |
| Organization | 0 DEDICATED INPUTS, 52 I/O |
| Package Code | TFQFP |
| Package Shape | SQUARE |
| Package Style (Meter) | FLATPACK, THIN PROFILE, FINE PITCH |
| Surface Mount | YES |
| Terminal Form | GULL WING |
| J-STD-609 Code | e3 |
| Output Function | MACROCELL |
| Terminal Finish | MATTE TIN |
| Number of Inputs | 36 |
| DLA Qualification | Not Qualified |
| Number of Outputs | 36 |
| Temperature Grade | COMMERCIAL |
| Terminal Position | QUAD |
| Additional Feature | 72 MACROCELLS |
| Number of I/O Lines | 52 |
| Number of Terminals | 64 |
| Terminal Pitch (mm) | 0.5 |
| Number of Macro Cells | 72 |
| Package Body Material | PLASTIC/EPOXY |
| In-System Programmable | YES |
| Propagation Delay (ns) | 10 |
| Seated Height-Max (mm) | 1.2 |
| Supply Voltage-Max (V) | 3.6 |
| Supply Voltage-Min (V) | 3 |
| Supply Voltage-Nom (V) | 3.3 |
| Programmable Logic Type | FLASH PLD |
| Package Equivalence Code | TQFP64,.47SQ |
| Clock Frequency-Max (MHz) | 100 |
| Moisture Sensitivity Level | 3 |
| Number of Dedicated Inputs | 0 |
| Peak Reflow Temperature (Cel) | 260 |
| Operating Temperature-Max (Cel) | 70 |
| Operating Temperature-Min (Cel) | 0 |
| Time@Peak Reflow Temperature-Max (s) | 30 |
Submit request
CONTACT REASON
Sourceability North America, LLC
9715 Burnet Rd, Ste 200