EPM7128AETC100-10N
Availability
Design risk
Price trend
Lead time
EE PLD, 10ns, 128-Cell, CMOS, PQFP100
Width (mm) | 14 |
Length (mm) | 14 |
JTAG BST | YES |
Technology | CMOS |
JESD-30 Code | S-PQFP-G100 |
Organization | 0 DEDICATED INPUTS, 84 I/O |
Package Code | LFQFP |
JESD-609 Code | e3 |
Package Shape | SQUARE |
Package Style (Meter) | FLATPACK, LOW PROFILE, FINE PITCH |
Surface Mount | YES |
Terminal Form | GULL WING |
Terminal Pitch (mm) | 0.5 |
Output Function | MACROCELL |
Terminal Finish | MATTE TIN |
Propagation Delay (ns) | 10 |
Seated Height-Max (mm) | 1.27 |
Temperature Grade | COMMERCIAL |
Terminal Position | QUAD |
Additional Feature | YES |
Supply Voltage-Max (V) | 3.6 |
Supply Voltage-Min (V) | 3 |
Supply Voltage-Nom (V) | 3.3 |
Clock Frequency-Max (MHz) | 98 |
Number of I/O Lines | 84 |
Number of Terminals | 100 |
Qualification Status | Not Qualified |
Number of Macro Cells | 128 |
Package Body Material | PLASTIC/EPOXY |
In-System Programmable | YES |
Programmable Logic Type | EE PLD |
Package Equivalence Code | TQFP100,.63SQ |
Operating Temperature-Max (Cel) | 70 |
Operating Temperature-Min (Cel) | 0 |
Moisture Sensitivity Level | 3 |
Number of Dedicated Inputs | 0 |
Peak Reflow Temperature (Cel) | 260 |
Time@Peak Reflow Temperature-Max (s) | 30 |
Submit request
CONTACT REASON
Sourceability North America, LLC
9715 Burnet Rd, Ste 200