XC6SLX9-2CSG324I
Availability
Design risk
Price trend
Lead time
FPGA - Field Programmable Gate Array XC6SLX9-2CSG324I
| Width (mm) | 15 |
| Length (mm) | 15 |
| Technology | CMOS |
| JESD-30 Code | S-PBGA-B324 |
| Organization | 715 CLBS |
| Package Code | LFBGA |
| JESD-609 Code | e1 |
| Package Shape | SQUARE |
| Package Style (Meter) | GRID ARRAY, LOW PROFILE, FINE PITCH |
| Surface Mount | YES |
| Terminal Form | BALL |
| Number of CLBs | 715 |
| Terminal Pitch (mm) | 0.8 |
| Terminal Finish | TIN SILVER COPPER |
| Number of Inputs | 200 |
| Number of Outputs | 200 |
| Seated Height-Max (mm) | 1.5 |
| Temperature Grade | INDUSTRIAL |
| Terminal Position | BOTTOM |
| Supply Voltage-Max (V) | 1.26 |
| Supply Voltage-Min (V) | 1.14 |
| Supply Voltage-Nom (V) | 1.2 |
| Clock Frequency-Max (MHz) | 667 |
| Number of Terminals | 324 |
| Qualification Status | Not Qualified |
| Number of Logic Cells | 9152 |
| Package Body Material | PLASTIC/EPOXY |
| Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY |
| Package Equivalence Code | BGA324,18X18,32 |
| Operating Temperature-Max (Cel) | 100 |
| Operating Temperature-Min (Cel) | -40 |
| Moisture Sensitivity Level | 3 |
| Peak Reflow Temperature (Cel) | 260 |
| Combinatorial Delay of a CLB-Max (ns) | 0.26 |
| Time@Peak Reflow Temperature-Max (s) | 30 |
Submit request
CONTACT REASON
Sourceability North America, LLC
9715 Burnet Rd, Ste 200