EPM240T100I5N

Intel Corporation

EPM240T100I5N

Availability

Design risk

Price trend

Lead time

Semiconductors

Programmable Logic Devices

15 results found

Availability

Design risk

Price trend

Lead time

Unavailable
Low
Decrease
Stable
DB106-BP (MICROCOMMERCIALCOMPONENTS)
View Details
Available
Low
Stable
Stable
AD7856ARZ (ANALOGDEVICESINC)
View Details
Unavailable
Low
Increase
Increase
BAS521,115 (NEXPERIA)
View Details
Constrained
Low
Increase
Stable
INA219BIDCNR (TEXASINSTRUMENTSINC)
View Details
Unavailable
Low
Increase
Increase
SN65HVD232DR (TEXASINSTRUMENTSINC)
View Details
Available
Low
Increase
Stable
TLV9061IDBVR (TEXASINSTRUMENTSINC)
View Details
Unavailable
Low
Stable
Stable
WR06X4022FGL (WALSINTECHNOLOGYCORP)
View Details
Constrained
Low
Stable
Stable
0402B473K500CT (WALSINTECHNOLOGYCORP)
View Details
Available
High
Stable
Stable
AT25SF641-SUB-T (RENESASELECTRONICSCORP)
View Details
Constrained
Low
Decrease
Increase
BAV99S_R1_00001 (PANJITINTERNATIONALINC)
View Details
Unavailable
Low
Stable
Stable
LT8390EFE#TRPBF (ANALOGDEVICESINC)
View Details
Constrained
Low
Increase
Stable
AD8601ARTZ-REEL7 (ANALOGDEVICESINC)
View Details
Available
Low
Decrease
Decrease
SIP32419DN-T1-GE4 (VISHAYINTERTECHNOLOGYINC)
View Details
Unavailable
High
Stable
Stable
IS42S16320D-7TLI-TR (INTEGRATEDSILICONSOLUTIONINC)
View Details
Available
High
Decrease
Stable
SPX3940AM3-L-3-3/TR (MAXLINEARINC)
View Details

Semiconductors

Programmable Logic Devices

Lead time 16 weeks
Data sheet EPM240T100I5N

CPLD MAX® II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray

Technical Data
JTAG BST YES
Technology CMOS
Width (mm) 14
Length (mm) 14
JESD-30 Code S-PQFP-G100
Organization 0 DEDICATED INPUTS, 80 I/O
Package Code TFQFP
Package Shape SQUARE
Package Style (Meter) FLATPACK, THIN PROFILE, FINE PITCH
Surface Mount YES
Terminal Form GULL WING
J-STD-609 Code e3
Output Function MACROCELL
Terminal Finish Matte Tin (Sn) - annealed
Number of Inputs 80
DLA Qualification Not Qualified
Number of Outputs 80
Terminal Position QUAD
Additional Feature IT CAN ALSO OPERATE AT 3.3V
Number of I/O Lines 80
Number of Terminals 100
Terminal Pitch (mm) 0.5
Number of Macro Cells 192
Package Body Material PLASTIC/EPOXY
In-System Programmable YES
Propagation Delay (ns) 7.5
Seated Height-Max (mm) 1.2
Supply Voltage-Max (V) 2.625
Supply Voltage-Min (V) 2.375
Supply Voltage-Nom (V) 2.5
Programmable Logic Type FLASH PLD
Package Equivalence Code TQFP100,.63SQ
Clock Frequency-Max (MHz) 166.6
Moisture Sensitivity Level 3
Number of Dedicated Inputs 0
Peak Reflow Temperature (Cel) 260
Operating Temperature-Max (Cel) 100
Operating Temperature-Min (Cel) -40
Time@Peak Reflow Temperature-Max (s) 30

Submit request

CONTACT REASON

Connect with us

Sourceability North America, LLC

9715 Burnet Rd, Ste 200
Austin, TX 78758-5215

Frequently Asked Questions

What documentation is available for Intel Corporation EPM240T100I5N?

You can download the user manual and technical specifications for Intel Corporation EPM240T100I5N in the documentation section.

What are the key features of Intel Corporation EPM240T100I5N?

CPLD MAX® II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray

How does Intel Corporation EPM240T100I5N contribute to energy efficiency?

As part of the category Semiconductors and subcategory Semiconductors, EPM240T100I5N optimizes energy distribution in electronic devices. Its CPLD MAX® II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray allows minimizing losses and increasing the overall system efficiency.

Why is EPM240T100I5N suitable for complex power management systems?

As a component of the subcategory Semiconductors, EPM240T100I5N ensures stable output voltage even when the load changes. Its CPLD MAX® II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray makes it a reliable element in multi-level power systems.