EPM240T100I5N

INTEL CORP

EPM240T100I5N
 
EPM240T100I5N

EPM240T100I5N

Availability
Unavailable
Availability
Design risk
High
Design risk
Price trend
Decreasing
Price trend
Lead time
Stable
Lead time
15 results found
3240188
Available
Available
Low
Low
Decreasing
Decreasing
Stable
Stable
FDS86240
Available
Available
Low
Low
Decreasing
Decreasing
Increasing
Increasing
1438896-4
Available
Available
Low
Low
Decreasing
Decreasing
Stable
Stable
B260-13-F
Unavailable
Unavailable
Low
Low
Decreasing
Decreasing
Increasing
Increasing
INA828IDR
Constrained
Constrained
Low
Low
Increasing
Increasing
Stable
Stable
AUIRFR6215
Constrained
Constrained
High
High
Stable
Stable
Stable
Stable
MR12X000PTL
Unavailable
Unavailable
Low
Low
Decreasing
Decreasing
Stable
Stable
WR12X393JTL
Unavailable
Unavailable
Low
Low
Stable
Stable
Decreasing
Decreasing
MP5016HGQH-Z
Available
Available
Medium
Medium
Decreasing
Decreasing
Stable
Stable
MR08X4301FTL
Unavailable
Unavailable
Low
Low
Decreasing
Decreasing
Stable
Stable
FT2232HL-REEL
Available
Available
High
High
Stable
Stable
Stable
Stable
TLP109(TPL,E(T
Available
Available
Low
Low
Increasing
Increasing
Stable
Stable
UUD1H221MNL1GS
Unavailable
Unavailable
Low
Low
Increasing
Increasing
Decreasing
Decreasing
MX25U12832FM2I0...
Available
Available
High
High
Increasing
Increasing
Increasing
Increasing
XC3S500E-4FTG25...
Unavailable
Unavailable
High
High
Stable
Stable
Stable
Stable

Semiconductors

Programmable Logic ICs

Lead Time     14 weeks
Data Sheet     Download EPM240T100I5N datasheet EPM240T100I5N

CPLD MAX® II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray

Technical Data

Manufacturer intel corp
MPN EPM240T100I5N
JTAG BST YES
Technology CMOS
Width (mm) 14.0000
Length (mm) 14.0000
JESD-30 Code S-PQFP-G100
Organization 0 DEDICATED INPUTS, 80 I/O
Package Code TFQFP
Package Shape SQUARE
Package Style ( Meter ) FLATPACK, THIN PROFILE, FINE PITCH
Surface Mount YES
Terminal Form GULL WING
J-STD-609 Code e3
Output Function MACROCELL
Terminal Finish Matte Tin (Sn) - annealed
Number of Inputs 80.0000
DLA Qualification Not Qualified
Number of Outputs 80.0000
Terminal Position QUAD
Additional Feature IT CAN ALSO OPERATE AT 3.3V
Number of I/O Lines 80.0000
Number of Terminals 100.0000
Terminal Pitch (mm) 0.5000
Number of Macro Cells 192.0000
Package Body Material PLASTIC/EPOXY
In-System Programmable YES
Propagation Delay (ns) 7.5000
Seated Height-Max (mm) 1.2000
Supply Voltage-Max (V) 2.6250
Supply Voltage-Min (V) 2.3750
Supply Voltage-Nom (V) 2.5000
Programmable Logic Type FLASH PLD
Package Equivalence Code TQFP100,.63SQ
Clock Frequency-Max (MHz) 166.6000
Moisture Sensitivity Level 3.0000
Number of Dedicated Inputs 0.0000
Peak Reflow Temperature (Cel) 260.0000
Operating Temperature-Max (Cel) 100.0000
Operating Temperature-Min (Cel) -40.0000
Time@Peak Reflow Temperature-Max (s) 30.0000
Availability In stock

Submit Request

CONTACT REASON

Connect With Us

HEADQUARTERS

Sourceability North America, LLC

9715 Burnet Rd, Ste 200 Austin, TX 78758-5215

FOR GENERAL INQUIRES

Email [email protected]

Phone +1-888-952-9225

Frequently Asked Questions

As part of the category Semiconductors and subcategory Programmable Logic ICs, EPM240T100I5N optimizes energy distribution in electronic devices. Its CPLD MAX® II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray allows minimizing losses and increasing the overall system efficiency.

As a component of the subcategory Programmable Logic ICs, EPM240T100I5N ensures stable output voltage even when the load changes. Its makes it a reliable element in multi-level power systems.

You can download the user manual and technical specifications for EPM240T100I5N in the documentation section.

CPLD MAX® II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray