XC3S1200E-4FGG320I
Availability
Design risk
Price trend
Lead time
XC3S1200E-4FGG320I
| Technology | CMOS |
| Width (mm) | 19 |
| Length (mm) | 19 |
| JESD-30 Code | S-PBGA-B320 |
| Organization | 2168 CLBS, 1200000 GATES |
| Package Code | BGA |
| Package Shape | SQUARE |
| Package Style (Meter) | GRID ARRAY |
| Surface Mount | YES |
| Terminal Form | BALL |
| J-STD-609 Code | e1 |
| Number of CLBs | 2168 |
| Terminal Finish | TIN SILVER COPPER |
| Number of Inputs | 250 |
| DLA Qualification | Not Qualified |
| Number of Outputs | 194 |
| Temperature Grade | INDUSTRIAL |
| Terminal Position | BOTTOM |
| Number of Terminals | 320 |
| Terminal Pitch (mm) | 1 |
| Number of Logic Cells | 19512 |
| Package Body Material | PLASTIC/EPOXY |
| Seated Height-Max (mm) | 2 |
| Supply Voltage-Max (V) | 1.26 |
| Supply Voltage-Min (V) | 1.14 |
| Supply Voltage-Nom (V) | 1.2 |
| Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY |
| Package Equivalence Code | BGA320,18X18,40 |
| Clock Frequency-Max (MHz) | 572 |
| Moisture Sensitivity Level | 3 |
| Number of Equivalent Gates | 1200000 |
| Peak Reflow Temperature (Cel) | 260 |
| Operating Temperature-Max (Cel) | 100 |
| Operating Temperature-Min (Cel) | -40 |
| Time@Peak Reflow Temperature-Max (s) | 30 |
| Combinatorial Delay of a CLB-Max (ns) | 0.76 |
Submit request
CONTACT REASON
Sourceability North America, LLC
9715 Burnet Rd, Ste 200You can download the user manual and technical specifications for Xilinx,Inc. XC3S1200E-4FGG320I in the documentation section.
XC3S1200E-4FGG320I
As part of the category Semiconductors and subcategory Semiconductors, XC3S1200E-4FGG320I optimizes energy distribution in electronic devices. Its XC3S1200E-4FGG320I allows minimizing losses and increasing the overall system efficiency.
As a component of the subcategory Semiconductors, XC3S1200E-4FGG320I ensures stable output voltage even when the load changes. Its XC3S1200E-4FGG320I makes it a reliable element in multi-level power systems.
