LFXP2-8E-6FTN256I
Availability
Design risk
Price trend
Lead time
FPGA LatticeXP2 Family 8000 Cells 90nm Technology 1.2V 256-Pin FTBGA Tray
| Technology | CMOS |
| Width (mm) | 17 |
| Length (mm) | 17 |
| JESD-30 Code | S-PBGA-B256 |
| Organization | 1000 CLBS |
| Package Code | BGA |
| Package Shape | SQUARE |
| Package Style (Meter) | GRID ARRAY |
| Surface Mount | YES |
| Terminal Form | BALL |
| J-STD-609 Code | e1 |
| Number of CLBs | 1000 |
| Terminal Finish | TIN SILVER COPPER |
| Number of Inputs | 201 |
| DLA Qualification | Not Qualified |
| Number of Outputs | 201 |
| Terminal Position | BOTTOM |
| Number of Terminals | 256 |
| Terminal Pitch (mm) | 1 |
| Number of Logic Cells | 8000 |
| Package Body Material | PLASTIC/EPOXY |
| Seated Height-Max (mm) | 2.1 |
| Supply Voltage-Max (V) | 1.26 |
| Supply Voltage-Min (V) | 1.14 |
| Supply Voltage-Nom (V) | 1.2 |
| Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY |
| Package Equivalence Code | BGA256,16X16,40 |
| Clock Frequency-Max (MHz) | 435 |
| Moisture Sensitivity Level | 3 |
| Peak Reflow Temperature (Cel) | 260 |
| Operating Temperature-Max (Cel) | 100 |
| Operating Temperature-Min (Cel) | -40 |
| Combinatorial Delay of a CLB-Max (ns) | 0.399 |
Submit request
CONTACT REASON
Sourceability North America, LLC
9715 Burnet Rd, Ste 200You can download the user manual and technical specifications for Lattice Semiconductor LFXP2-8E-6FTN256I in the documentation section.
FPGA LatticeXP2 Family 8000 Cells 90nm Technology 1.2V 256-Pin FTBGA Tray
As part of the category Semiconductors and subcategory Semiconductors, LFXP2-8E-6FTN256I optimizes energy distribution in electronic devices. Its FPGA LatticeXP2 Family 8000 Cells 90nm Technology 1.2V 256-Pin FTBGA Tray allows minimizing losses and increasing the overall system efficiency.
As a component of the subcategory Semiconductors, LFXP2-8E-6FTN256I ensures stable output voltage even when the load changes. Its FPGA LatticeXP2 Family 8000 Cells 90nm Technology 1.2V 256-Pin FTBGA Tray makes it a reliable element in multi-level power systems.
