EPM570T100C5N

Altera Corp

no image
 
EPM570T100C5N

EPM570T100C5N

Availability
Available
Availability
Design risk
Medium
Design risk
Price trend
Stable
Price trend
Lead time
Decreasing
Lead time
15 results found
1731091672
Available
Available
Low
Low
Stable
Stable
Stable
Stable
39-30-0120
Constrained
Constrained
Low
Low
Decreasing
Decreasing
Stable
Stable
SMAZ10-13-F
Constrained
Constrained
Low
Low
Decreasing
Decreasing
Decreasing
Decreasing
CR10-2491-FK
Unavailable
Unavailable
Low
Low
Stable
Stable
Stable
Stable
MAX4508CSE+T
Available
Available
High
High
Increasing
Increasing
Stable
Stable
EP4CE75U19I7N
Available
Available
High
High
Stable
Stable
Stable
Stable
CP2105-F01-GMR
Constrained
Constrained
Low
Low
Increasing
Increasing
Increasing
Increasing
LM7322MAX/NOPB
Constrained
Constrained
Low
Low
Stable
Stable
Increasing
Increasing
NTR06B2002DTRF
Constrained
Constrained
Low
Low
Stable
Stable
Increasing
Increasing
PJS008U-3000-0
Available
Available
Low
Low
Decreasing
Decreasing
Stable
Stable
RMCF0201FT470R
Unavailable
Unavailable
Low
Low
Stable
Stable
Decreasing
Decreasing
TPD1E10B06DPYR
Unavailable
Unavailable
Low
Low
Increasing
Increasing
Increasing
Increasing
LM7301IM5X/NOPB
Constrained
Constrained
Low
Low
Increasing
Increasing
Stable
Stable
LM2937IMP-5.0/N...
Constrained
Constrained
Low
Low
Decreasing
Decreasing
Stable
Stable
MT41K128M16JT-1...
Unavailable
Unavailable
Low
Low
Increasing
Increasing
Decreasing
Decreasing

Semiconductors

Programmable Logic Devices

Lead Time     6 weeks
Data Sheet     Download EPM570T100C5N datasheet EPM570T100C5N

CPLD MAX® II Family 440 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray

Technical Data

Manufacturer Altera Corp
MPN EPM570T100C5N
JTAG BST YES
Technology CMOS
Width (mm) 14.0000
Length (mm) 14.0000
JESD-30 Code S-PQFP-G100
Organization 0 DEDICATED INPUTS, 76 I/O
Package Code TFQFP
Package Shape SQUARE
Package Style ( Meter ) FLATPACK, THIN PROFILE, FINE PITCH
Surface Mount YES
Terminal Form GULL WING
J-STD-609 Code e3
Output Function MACROCELL
Terminal Finish MATTE TIN
DLA Qualification Not Qualified
Temperature Grade OTHER
Terminal Position QUAD
Additional Feature IT CAN ALSO OPERATE AT 3.3V
Number of I/O Lines 76.0000
Number of Terminals 100.0000
Terminal Pitch (mm) 0.5000
Number of Macro Cells 440.0000
Package Body Material PLASTIC/EPOXY
In-System Programmable YES
Propagation Delay (ns) 8.7000
Seated Height-Max (mm) 1.2000
Supply Voltage-Max (V) 2.6250
Supply Voltage-Min (V) 2.3750
Supply Voltage-Nom (V) 2.5000
Programmable Logic Type FLASH PLD
Package Equivalence Code TQFP100,.63SQ
Moisture Sensitivity Level 3.0000
Number of Dedicated Inputs 0.0000
Peak Reflow Temperature (Cel) 260.0000
Operating Temperature-Max (Cel) 85.0000
Operating Temperature-Min (Cel) 0.0000
Time@Peak Reflow Temperature-Max (s) 30.0000
Availability In stock

Submit Request

CONTACT REASON

Connect With Us

HEADQUARTERS

Sourceability North America, LLC

9715 Burnet Rd, Ste 200 Austin, TX 78758-5215

FOR GENERAL INQUIRES

Email [email protected]

Phone +1-888-952-9225

Frequently Asked Questions

As part of the category Semiconductors and subcategory Programmable Logic Devices, EPM570T100C5N optimizes energy distribution in electronic devices. Its CPLD MAX® II Family 440 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray allows minimizing losses and increasing the overall system efficiency.

As a component of the subcategory Programmable Logic Devices, EPM570T100C5N ensures stable output voltage even when the load changes. Its makes it a reliable element in multi-level power systems.

You can download the user manual and technical specifications for EPM570T100C5N in the documentation section.

CPLD MAX® II Family 440 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP Tray