DS1302Z+T&R
Availability
Design risk
Price trend
Lead time
Trickle-Charge Timekeeping Chip
| Time-Min | SECONDS |
| Volatile | YES |
| Technology | CMOS |
| Width (mm) | 3.9 |
| Length (mm) | 4.9 |
| JESD-30 Code | R-PDSO-G8 |
| Package Code | SOP |
| Package Shape | RECTANGULAR |
| Package Style (Meter) | SMALL OUTLINE |
| Surface Mount | YES |
| Terminal Form | GULL WING |
| J-STD-609 Code | e3 |
| Terminal Finish | Matte Tin (Sn) |
| Number of Timers | 0 |
| DLA Qualification | Not Qualified |
| Temperature Grade | COMMERCIAL |
| Terminal Position | DUAL |
| Additional Feature | BURST MODE RAM DATA TRANSFER; TIMEKEEPING CURRENT = 0.3UA |
| Number of Terminals | 8 |
| Terminal Pitch (mm) | 1.27 |
| Interrupt Capability | N |
| Package Body Material | PLASTIC/EPOXY |
| Seated Height-Max (mm) | 1.75 |
| Supply Voltage-Max (V) | 5.5 |
| Supply Voltage-Min (V) | 2 |
| Supply Voltage-Nom (V) | 3.3 |
| External Data Bus Width | 0 |
| Package Equivalence Code | SOP8,.25 |
| Clock Frequency-Max (MHz) | 0.032 |
| Information Access Method | SERIAL, 3-WIRE |
| Moisture Sensitivity Level | 1 |
| uPs/uCs/Peripheral ICs Type | TIMER, REAL TIME CLOCK |
| Peak Reflow Temperature (Cel) | 260 |
| Operating Temperature-Max (Cel) | 70 |
| Operating Temperature-Min (Cel) | 0 |
| Time@Peak Reflow Temperature-Max (s) | 30 |
Submit request
CONTACT REASON
Sourceability North America, LLC
9715 Burnet Rd, Ste 200You can download the user manual and technical specifications for Analog Devices, Inc. DS1302Z+T&R in the documentation section.
Trickle-Charge Timekeeping Chip
As part of the category Semiconductors and subcategory Semiconductors, DS1302Z+T&R optimizes energy distribution in electronic devices. Its Trickle-Charge Timekeeping Chip allows minimizing losses and increasing the overall system efficiency.
As a component of the subcategory Semiconductors, DS1302Z+T&R ensures stable output voltage even when the load changes. Its Trickle-Charge Timekeeping Chip makes it a reliable element in multi-level power systems.
