EPM1270F256I5N ALTERA CORP

EPM1270F256I5N ALTERA CORP
Availability
Available
Availability
Design risk
High
Design risk
Price trend
Stable
Price trend
Lead time
Increasing
Lead time
15 results found
292303-9
Available
Available
Low
Low
Decreasing
Decreasing
Increasing
Increasing
AOTL66912
Available
Available
Medium
Medium
Increasing
Increasing
Stable
Stable
TPS54418RTER
Constrained
Constrained
Low
Low
Increasing
Increasing
Stable
Stable
TUSB8042RGCR
Constrained
Constrained
Medium
Medium
Stable
Stable
Stable
Stable
WR04X1402FTL
Unavailable
Unavailable
Low
Low
Decreasing
Decreasing
Decreasing
Decreasing
WR04X2211FTL
Unavailable
Unavailable
Low
Low
Decreasing
Decreasing
Decreasing
Decreasing
WR06X2702FGL
Unavailable
Unavailable
Low
Low
Stable
Stable
Stable
Stable
SFH4258-VAW-Z
Available
Available
High
High
Stable
Stable
Stable
Stable
TPS2553DBVR-1
Constrained
Constrained
Low
Low
Increasing
Increasing
Decreasing
Decreasing
XAL7070-222MEC
Constrained
Constrained
Low
Low
Decreasing
Decreasing
Decreasing
Decreasing
AD8601ARTZ-REEL...
Constrained
Constrained
Low
Low
Increasing
Increasing
Increasing
Increasing
88E6071-B1-NNC2...
Available
Available
High
High
Stable
Stable
Stable
Stable
RAJ240090A20GFP...
Available
Available
High
High
Stable
Stable
Stable
Stable
MT53E256M32D1KS...
Available
Available
Medium
Medium
Increasing
Increasing
Increasing
Increasing
DF40HC(4.0)-60D...
Available
Available
Low
Low
Decreasing
Decreasing
Stable
Stable

Semiconductors

Programmable Logic Devices

Lead Time     52 weeks
Data Sheet     Download EPM1270F256I5N datasheet EPM1270F256I5N

CPLD MAX® II Family 980 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 256-Pin FBGA Tray

Technical Data

Manufacturer altera corp
MPN EPM1270F256I5N
JTAG BST YES
Technology CMOS
Width (mm) 17.0000
Length (mm) 17.0000
JESD-30 Code S-PBGA-B256
Organization 0 DEDICATED INPUTS, 212 I/O
Package Code BGA
Package Shape SQUARE
Package Style ( Meter ) GRID ARRAY
Surface Mount YES
Terminal Form BALL
J-STD-609 Code e1
Output Function MACROCELL
Terminal Finish Tin/Silver/Copper (Sn/Ag/Cu)
DLA Qualification Not Qualified
Terminal Position BOTTOM
Additional Feature IT CAN ALSO OPERATE AT 3.3V
Number of I/O Lines 212.0000
Number of Terminals 256.0000
Terminal Pitch (mm) 1.0000
Number of Macro Cells 980.0000
Package Body Material PLASTIC/EPOXY
In-System Programmable YES
Propagation Delay (ns) 10.0000
Seated Height-Max (mm) 2.2000
Supply Voltage-Max (V) 2.6250
Supply Voltage-Min (V) 2.3750
Supply Voltage-Nom (V) 2.5000
Programmable Logic Type FLASH PLD
Package Equivalence Code BGA256,16X16,40
Moisture Sensitivity Level 3.0000
Number of Dedicated Inputs 0.0000
Peak Reflow Temperature (Cel) 260.0000
Time@Peak Reflow Temperature-Max (s) 30.0000
Availability In stock

Submit Request

CONTACT REASON

Connect With Us

HEADQUARTERS

Sourceability North America, LLC

9715 Burnet Rd, Ste 200 Austin, TX 78758-5215

FOR GENERAL INQUIRES

Email [email protected]

Phone +1-888-952-9225

Frequently Asked Questions

As part of the category Semiconductors and subcategory Programmable Logic Devices, EPM1270F256I5N optimizes energy distribution in electronic devices. Its CPLD MAX® II Family 980 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 256-Pin FBGA Tray allows minimizing losses and increasing the overall system efficiency.

As a component of the subcategory Programmable Logic Devices, EPM1270F256I5N ensures stable output voltage even when the load changes. Its makes it a reliable element in multi-level power systems.

You can download the user manual and technical specifications for EPM1270F256I5N in the documentation section.

CPLD MAX® II Family 980 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 256-Pin FBGA Tray

EP4CE75U19I7N